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ABSTRACT 
The buried-channel (BC) MOSFET has been investigated as one possible 
alternative MOS transistor for VLSI applications that might avoid some of the 
I' 
limitations encountered in conventional surf ace-channel (SC) MOSFETs. Some 
of these limitations include carrier mobility reduction, threshold voltage 
fluctuations, and hot carrier injection. 
There are many models available in the literature for both the 
conventional SC MOSFET and the BC MOSFET. Although some success has 
been achieved in modeling the BC MOSFET with an surf ace-type model, the goal 
of this thesis is to examine the implications of doing so. Two circuit-level models 
have been chosen and applied to depletion-mode BC devices. They are: 
and 
1) CSIM, a model that was developed for surf ace-channel devices,. 
but has been used for MOSFETs in general 
2) a model that was derived exclusively for depletion-mode BC devices 
as presented by White, Van de Wiele, and Lambot in 1980. 
A review of the structure and operation of buried-channel transistors is 
followed by a qualitative discussion of the development of each model. Next, the 
set of parameters for each model is determined based on d~ce characteristics 
obtained with MEDUSA, a physical device simulator that solves the Poisson and [! 
continuity equations in two dimensions. Input to MEDUSA is a step junction 
1 
~/I 
,, 
\, 
doping profile corresponding to the conditions of constant doping in the channel 
region and in the bulk. There are several reasons for using device simulations 
rather than measurements of real devices. First, this method provides a 
convenient way of creating an ideal device structure, thereby satisfying some of 
the assumptions used in the derivation of the model. It also serves as a verifiable 
means of assessing how well parameters extracted from the terminal 1-V 
characteristics compare with the inputs to the simulator,_ allows "noise-free" data 
to be obtained, and does not rely on the availability of real devices to be 
measured. 
The results obtained suggest that both models fit the device 
characteristics within reasonable accuracy over the range of operation where the 
models can be applied and in the range of substrate bias that was used to 
determine the parameters. Furthermore, the BC model also correctly predicts 
the device behavior as a function of substrate bias. In addition, the parameters 
. ' 
that can be related to IC process parameters, such as doping concentration, and 
mobility, correspond much more closely to the values supplied to the device 
simulator in the case of the BC model, whereas those for the CSIM model do not. 
Finally, a discussion of the limitations of each model is presented. 
2 
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I. INTRODUCTION 
A. Scope of Thesis 
The goal of this thesis is to examine the implications of using a SC device 
model to characterize BC devices. To restrict the study, two circuit-level 
models, of the many available, were chosen. CSIM[l] was selected to represent 
SC device models. It has been used extensively at AT&T Bell Labs and has a 
software package, M0SPAC[2l, available for parameter extraction. The model 
developed by White, et aiJ3] was chosen to re2resent BC device models, because 
. r. 
' 
of the ease of parameter extraction even without the aid of a software pac·kage.. · / 
Henceforth, this model will be referred to as the BC model. 
, .. i·,,?1'/ 
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Only large geometry n-channel devices will be studied. In addition, this 
work is based on phy'$ical simulation of a "software" device rather than 
measurements of real devices. BICEPS[4J, a two-dimensional process simulation 
program, is used to obtain a doping profile for a typical BC device. MEDUSA[51, 
a two-dimensional device simulation program, is used to generate all the 
necessary characteristics for parameter extraction and verification "Of the models. 
It has been shown [5-s] that this technique is justified and sufficiently accurate. 
It also provides a convenient way of creating an ideal device structure, allows 
"noise-free" data to be obtained and does not rely on the availability of real 
. , ...... ;.!_,_',,:_•_-;·,-. ,· 
'' 
devices to be measured. Fig. 1 is a flo·wchart showing the interaction and flow of 
information from process and device simulation to parameter extraction and 
verification that will be em ployed in this study.,. 
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B. History of Buried-Channel Devices 
-
The limitations of conventional SC MOSFETs have motivated a search for 
new device structures. Some of these limitations include carrier mobility 
\ 
reduction due to surface scattering and large surface electric fields, threshold 
voltage fluctuations due to short channel effects, hot carrier injection due to the 
· proximity of the channel to the gate oxide, and large 1/f noise due to interface _ 
. 
states[9l. The BC MOSFET has been considered as one possible alternative .. 
:d·evice structure. Since the cu-r.re·nt in· .a BC MOSFET is restricted to the bulk 
silicon when biased in its. depletion mode of operation, many of the above 
:mentioned limitations c·an be avoided: ot·t.h~ effects reduced. 
As early as 1962, the thin-film transistor (TFT)[10l, which has the n + -n-
. ,, 
n + structure from source to drain that is now known as the buried channel 
MOSFET, was investigated. This was followed ·by the study of deep depletion 1 
MOS transistors[ll-l2] in 1966. Similar structures known as channel-doped 
MOS transistorsI13l, ion-implanted depletion mode IGFETs[,l 4], ion-implanted 
buried-channel transistots[l5] and ·built-in channel MOSFETs[lB] were also 
reported on. Th·e:se devices .all played roles as load elements .in 
el)hancement/depletion (E/D) ratio logic circuits and were typically long gate 
length devices. A short channel version of the BC MOSFET was suggested in 
1978[l7] as having potential for VLSI circuits. The claim was that this device 
showed low threshold se.nsitivities with changing gate lengths but evidence tQ:~~e .. 
contrary was reported on a little later[lS]_ ·· ·· 
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C) 
About 1981-1984, a closely related structure, known as a JMOS, or 
junction MOS transistorlt9] was proposed. Since the implanted channel region 
of this device was close to the surface, carrier mobility was reduced due to high 
surf ace fields and additional surf ace scattering so that the current capability of 
h. d . . ·r· l . d[20] t 1s ev1ce was not s1gn1 1can t y 1m prove . 
As the BC MOSFET drew attention, the need for models became 
apparent. Several circuit-level models for the buried-channel IGFET have 
emerged over the years. Some of these models will be briefly reviewed here. 
Initially, the BC device was treated essentially the same as a SC 
MOSFET, with an additional term added to correspond to the channel 
charge[21 l. Since this type of model considers the implanted dose to exist as a 
thin sheet at the Si-Si02 interface, it may be satisfactory for devices with very 
shallow channel implants. In 1973, Edwards and Marr[22l used a step profile to 
approximate -t.he gaussian profile in the channel region. Their resulting 1-V 
equations are quite complex since they made no attempt to simplify the non-
linear relationship between the gate voltage and the surface depletion width. 
Also, source and substrate are considered to be at the same potential and 
substrate bias variation is not included. Huang[23l developed much simpler 1-V 
relations based on a constant average capacitance. Two years later, this work 
was extended [l4] to include the substrate bias effect. In 1978, Haken [24] used a 
more rigorous analysis, following the work of Edwards and Marr. He· added 
" . 
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threshold voltage analysis as well as substrate bias variation. But again,· the 1-V . . · · . 
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relations are quite complex, which may present a problem in terms of efficiency 
for circuit simulation programs. Empirical curve fitting was also tried by 
Wordeman125] and Lee and Fuller126l. In 1980, White, Van de Wiele and 
Lambotl3] developed another analytical model along with a simple method for 
det..(:rrmining the associated parametPrs. They report an ac~uracy of 1-3 percent 
,with this approach. Also in 1980, El-Mansyl27] developed a four-terminal model 
' 
:for :·a depletion-mode devic.e using simple charge-voltage relationships. He also 
.us.~·c;l a step profile to es.timate :the channel region and develops currents and 
model parameters ·in terms of known pr~cessing data. Recently, · Ma128] 
Introd·uced a model based. on ·ail ·equiv·aIE,nt circuit .consisting of a MOS SC· 
t.r~nsistor, JFETs, resistors,. c.u.rre.nt., sot1tc:es and. ·voltage .sou-tees. The model is 
·we'll suited to impl~.menta.tioti: in ·a c:itcuit:':sirtrulation· pr:ogram :but does require a 
:differ:e:·n.t- e:·qu:iv.alen.t ~ircu.it.: for ~ach. of fiv:e. op.era.tion modes .. 
.7 j 
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C. Definitions 
The terms Surface-channel (SC), Buried-Channel (BC), Enhancement-
Mode (EM), and Depletion-Mode (DM) which are used to describe the various 
types of MOSFETs are now defined. Only n-channel transistors will be 
considered here, but the situations will be analogous for p-channel devices. i 
... 
... ' 
• ~· .,Cfi 
. 
Surface-channel and buried-channel devices are mutually exclusive and ,. 
' 
can be distinguished by considering the type of channel implant used to control 
the threshold voltage (Fig. 2). When the impurities implanted into the channel 
• 
are the same type as the tub or substrate (e.g. Boron into a P-tub), ·a 
conventional MOSFET or SC device results. With this structure, the conducting 
channel is induced by the gate, and forms at the Si-Si02 interface, or surface of 
the semiconductor, via inversion. However, when the implanted impurities are of 
the opposite type (e.g. Phosphorus in to a P-tu b) and sufficiently large to create a 
p-n junction, a BC structure is formed. Here, the conducting channel occurs 
deeper into the bulk semiconductor rather than at the surface, when operating 
under the mechanism of depletion. Operation will be discussed in part II. 
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Figure 2. Surface-Channel and Buried-Channel Device Structures 
\ / \ 
I 
The terms enhancement-mode and depletion-mode ref er to devices that 
are "normally off" and "normally on," respectively, at zero gate to substrate bias 
and can be applied to either SC or BC devices. For example, consider first an n-
channel SC EM ("normally off") device. The gate voltage must be "enhanced" or 
increased above a particular voltage, called the threshold voltage, VT, in order 
to form a conducting channel, thereby turning the device "on." The channel is 
actually a layer of electrons that forms by inversion of the surf ace when a 
positive gate voltage is applied. In a DM device, however, this conducting 
channel already exists due to the choice of gate material, when Vg8 = 0, and the 
device is "on." To turn this device "off," the gate voltage must be reduced below 
~he threshold voltage. 
Now consider a BC EM device. For this device, we refer to a "pinch-off 
voltage," Vpo, rather than VT· The "pinch-off voltage" is defined as the gate 
voltage at which the two depletion regions of the device meet, thus eliminating 
the channel of the device. When the gate voltage is increased above Vpo, a 
conducting channel is formed in the bulk silicon between the source and drain 
regions. As in the surface device, this channel exists at Vgs = 0 for the BC DM 
device. In order to turn the device "off" the gate voltage must be reduced, 
causing a depletion layer from the surface to extend in to the bulk, thereby 
pinching off the channel. 
With these definitions, it is possible to have 4 types of n-channel 
MOSFETs. 
10 
i I 
1) Surf ace-Channel Enhancemen t-rnode 
2) Surf ace-Channel Depletion-mode 
3) Buried-Channel Enhancement-mode 
4) Buried-Channel Depletion-mode 
An example of the threshold characteristics (IDs vs. Vas for VDs = 0.1 and, 
V8s = 0), for each of these devices is shown in Figs. 3-6. The current at 
V GS = 0 is indicated by the arrow. 
The work function difference, 4> MS, can significantly affect the silicon 
surface potential of the device [29]. For an n + -polysilicon gate, the Fermi level 
essentially coincides with the bottom of the conduction band, and the effective 
work function, 4> M, is equal to the Si electron affinity, Xsi, which is about 4.15 
V. For a p + -polysilicon gate, the Fermi level coincides with the top of the 
valence band, and the effective work function, ct> M, is equal to the sum of Xs; 
and Eg / q, which is about 5.25 V. Therefore, it is sometimes possible, depending 
on the channel doping, or in the case of a BC device, the thickness of the buried 
channel, to convert a DM device to an EM device by merely changing the gate 
type, thereby shifting the threshold voltage by about 1.1 volt. 
11 
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II. DEVICE STRUCTURES AND CHARACTERISTICS 
The structure and operation of both SC and BC MOSFETs will be 
reviewed in this section. It will be useful to understand their similarities and 
differences when the models are reviewed in the next section. 
A. Device Structures 
A typical simulated doping profile in two dimensions appropriate for a 
buried-channel NMOS (N-channel Metal Oxide Semiconductor) device is shown 
in Fig. 7. Arsenic or phosphorus can be used to form the channel region which 
-extends to a depth of ·about .275 µm wit_h a peak surface concentration of about 
3xl017 / cm 3. In this process, there is also a deep boron implant positioned below 
the channel region which can b.e tailored to control such device properties as 
punch-through resistance and subthreshold swing[3o]_ Fig. 8 shows the one-
dimensional profile through the channel region. Arsenic is used to form the 
source/drain regions which are driven to a depth of about .325 µm with a peak 
surface concentration of 1.75xl020 / cm 3. Fig. 9 shows the one-dimensional 
prqfile through. the source/drain region. 
In contrast, Figs. 10-12 show a simulated two-dimensional profile along 
with the one-dimensional cuts through the channel and source/drain regions for 
a typical surface-channel NMOS device. Here, boron is used for the threshold 
) 
adjust implant which raises the acceptor concentration near the Si-Si02 
·' 
interface under the gate. The source/drain regions are similar to the BC device. 
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B. Device Operation 
1. SC Device 
The basic structure of an n-channel SC MOSFET along with its energy 
band diagram is illustrated in Fig. 13. For this discussion, the source contact 
will be the ref ere nee voltage. The substrate can be at., ground or reverse biased. 
When a voltage greater than VT is applied to the gate terminal, the device is in 
strong inversion, i.e., an inversion layer of electrons forms at the semiconductor 
surface between t·he two n+ regions. Current can flow through this conducting 
channel when a voltage is ap_plied to the drain. Variations in the gate voltage 
modulate the conductance of the surface channel region. 
Vs VG p+ I p I 
Vo I Ee I 
I 
-
Ei 
n+ n+ ,.,., N 
0 EF 
--- I ·-Voa en Ev p I 
I 
I 
I 
Va 
(a) (b) 
Figure 13. (a) SC MOSFET, (b) Energy Band Diagram 
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A mode of operation which is important for low voltage, low power 
applications is known as subthreshold conduction. For gate voltages below VT, 
a weak inversion region exists at the surface and a small current flows by the 
mechanism of diffusion. Fig. 14 shows the MOSFET as operated in the linear or 
triode region (low drain voltage). In this mode of operation (VG > VT), the 
current is proportional to the drain voltage. 
Vs 
n+ 
----, 
CHANNEL p 
Va 
Vo ( small) 
n+ 
------
DEPLETION 
REGION 
Figure 14. SC MOSFET Operated in the Linear Region 
For larger drain voltages, the channel begins to narrow at the drain end until it 
becomes "·pinched off" at a voltage referred to as VsA·T· (See Fig. 15). Beyond 
this point, the device is said to be in its saturation mode of operation where the 
current remains essentially the same. For Vv > VsAT, the effective channel 
length is reduced, as shown in Fig. 16, and the electrons are swept across the 
depletion region by the high electric field. 
24 .. I 
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Vs Vo> Yr 
n+ ,.. __ 
______ .,, / - -~ 
------- \ 
Yo= VSAT 
n+ 
PINCH-OFF ,...._ __ _ 
DEPLETION REGION ~ 
Va 
Figure 15. SC MOSFET at Pinch-Off 
Vs Ya >Yr Yo= VSAr 
n+ n+ 
~---""'I ,- ...._ 
____ _,, --- ...... 
1.- I,! Ii', 
DEPLETION REGION 7, --· - - - -
Ya 
Figure 16. SC MOSFET Beyond Saturation 
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In all modes of operation, the carrier mobility is reduced due to the 
surface electric field and surface scattering mechanisms. This effect is most 
apparent at higher gate voltages, since the surface field becomes significant and 
the electron distribution moves closer to the Si-Si02 interface. Figs. 17-19 show 
typical 1-V plots for the SC EM device. 
lo 
0 
Yo = 0.1 V 
Va= OV 
Figure 17. Threshold Characteristic- of a SC EM Device 
26 .... 
LOG (lo) 
0 
Yo = 0.1 Y 
Ya= OY 
Yo 
Figure 18. Subthreshold Characteristic of a SC EM Device 
lo 
v0 = Yr+3 
Ya= Vy+2 
Ya= Vy+1 
0 Yo 
Figure 19. Output (Drain) Characteristic of a SC EM Device 
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2. BC Device 
The basic structure of an n-channel BC transistor along with its energy 
band diagram is illustrated in Fig. 20. The width of the indicated depletion 
regions is con trolled by the applied voltages: the gate voltage, VG, modulates 
the channel from the surface side while the substrate or backgate voltage, VB, 
modulates the channel around the junction depth, Xj. The conduction of the 
device is directly related to the size of the channel between the~e two depletion 
regions. It should be noted that for the case of an n-channel device, as indicated, 
an increasing gate voltage will reduce the surface depletion width, hence increase 
the current. 
--Vs 
n+ 
DEPLETION 
REGIONS 
p 
Ve 
(a) 
Vo 
n+ 
n I p p-l ___.. ___ Ee 
I 
I 
I ....J.--- E1 
Iv/ I 
N I 
- - - 2 ...__.-~1o------- EF 
u, / I Voe ,_ I Ev 
I 
I 
( b) 
Figure 20. ( a) BC MOSFET, (b) Energy Band Diagram 
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Several opera.ting modes can be considered 131 I. For large negative gate 
voltages, two situations can occur, depending on the thickness of the channel, 
the channel doping and the applied substrate bias. In s'cnne devices, the surf ace 
depletion layer touches the bulk depletion region, thus pinching off the channel 
so that no current can flow as shown in Fig. 21(a). For devices with deeper 
channels and/or higher doping, and at small values of substrate bias, the 
maximum depletion width due to the gate bias is reached before the two 
depletion regions meet as in Fig. 21(b ). 
n+ 
p 
Va 
(a) 
INVERSION LAYER -
Vs 
n+ n+ 
DEPLETION 
- REGIONS 
p 
Ve 
(b) 
n+ 
Figure 21. BC MOSFET Operated in the Inversion Mode: (a) Channel Pinched Off, 
(b) Channel Not Pinched Off" 
In this situation, the channel cannot be pinc·hed off unless a large negative 
su bstrat.e bias is applied. The consequence of an even larger negative gate 
voltage is an inversion layer of holes which forms at the surface of the device, but 
29 
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the current remains essentially the same; holes do not affect the conduction. 
This is known as the inversion mode of operation. It should be noted that the 
n + source/drain regions as well as the n channel region are implanted into p-
type Si. The inversion layer of holes, then, is formed by a parasitic p-n-p 
across the width of the device. Thus the surface potential is "pinned" by the 
substrate. 
As the gate bias is increased beyond Vpo, the channel widens in the bulk 
silicon and a larger curren.t is allowed to flow. This is illustrated in Fig. 22 and is 
known as the depletion mode of operation . 
.......... Vs 
n+ 
p 
n+ 
Va 
DEPLETION 
REGIONS 
Figure 22. BC 1'10SFET Operated in the Depletion Mode 
It is this mode of operation that makes the BC MOSFET an attractive 
alternative device structure. As mentioned previously, the bulk conduction 
.. , 
shields the. carriers from the kind of degradation they would suffer if the channel 
were at the surface; i.e., high surface fields and surface scattering that reduce 
30 
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the mobility, and hot carrier injection -in to the oxide. In both the invereion and 
depletion modes, conduction occurs exclusively in the silicon bulk. Now, as VG 
increases even further, and the surf ace depletion layer vanishes, a layer of 
electrons forms at the surface. This is known as the accumulation mode of 
operation and the conduction mechanism is similar to that in a SC MOSFET. 
Fig. 23 illustrates this mode of operation . 
.......... vs 
n+ 
n 
p 
Va 
Vo 
n+ ACCUMULATION 
LAYER 
OF ELECTRONS 
DEPLETION REGION 
Figure 23. BC MOSFET Operated in the Accumulation Mode 
In addition to these three basic modes of operation, two appropriate 
transition regions - partial accumulation, and depletion-inversion also occur. 
When a drain bias is applied, the channel does not form uniformly across the 
device. For example, the surface may appear to be in accumulation on one side 
and depletion on the other; or in inversion on one side and depletion on the 
other, depending on the gate potential. 
. '( 
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Typical 1-V characteristics for the BC DM devic·e are shown in Figs. 24-25. 
lo 
0 
Vo = 0.1 V 
Va= OV 
Figure 24. Threshold Characteristic of a BC DM MOSFET 
lo ~-----VG=1 
~------- Va = 0 
~-------- VG = -1 
~---------- VG = -2 
Vo 
Figure 25. Output (Drain) Characteristic of a BC DM MOSFET 
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Physical device simulation can be used to explain the change in slope that 
appears to occur in the threshold characteristic at about V GS == 0.1 volt for this 
particular device, as shown in Fig. 26. Plots of electron density in the channel 
just before and just after this "bump" ar~ shown in Figs. 27 and 28. In these 
figures, the contour plots show lines of constant electron density where, for 
example, 16 equals 1016, and the three-dimensional plot is viewed from the 
surface of the device. The majority of the current flows where the electron 
density is highest. Fig. 27 shows that a slight depletion region still exists near 
the- surface, while, in Fig. 28, the accumulation of electrons at the surface is 
clearly iden-tified and the density is above the doping level in the channel. From 
these ·plots, the change in slope can be identified. as the onset of accumulation. 
In the accumulation mode, conduction occurs at the surface where the mobility 
is reduced, as in a SC device, due to the vertical field and surface scattering 
mechanisms; hence the change in slope. 
To show that this is not just an artifact of the physical device simulator, 
the measured 1-V curve of an actual BC device (NMOS 200µm x 200µm) is 
shown in Fig. 29. 
.. 
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III. REVIEW OF MODELS 
A.CSIM 
For large geometry devices, the complete CSIM model is not necessary, 
the ref ore, an overview of the derivation of the first order model is given here. A 
cross section of a SC MOSFET with appropriate~ labels is shown in Fig. 30 
' ' 
' 
' 
' 
Figure 30. Cross Section of SC MOSFET 
where 
L = channel length 
Z = channel width 
w(y) - width of inversion layer from Si-Si02 interface. 
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The approach used to obtain the drain current expression is basically that 
• 
of Swanson[32l. A mathematically rigorous approach would involve the solution 
of the two-dimensional Poisson and continuity equations. However, in order to 
obtain a simple analytical solution, several approximations are necessary. .AJ3 
mentioned previously, the analysis is done for a long channel device, such that 
the channel length, L, is much longer than the sum of the source and drain 
depletion layer wid tbs. Secondly, the gradual channel approximation is used; 
that is, the vertical or transverse component of the electric field, Ez, is much 
larger than the horizontal or longitudinal field, E11 • This approximation allows a 
one-dimensional analysis to be performed. Finally, current flow is assumed to be 
parallel to th.e surf ace, consisting of electrons carried by the drift process. 
where 
The current tr<).nsport equation can be written as: 
Jn = electron current density 
q = electronic charge 
µn = electron mobility 
n = electron density 
<Pn = electron quasi-Fermi level. 
(1) 
An incremental section of the drain current is obtained by integrating (1) 
from Oto w(y). 
39 
.. 
I . 
.! 
•,·· ·' ·._, 
. ··,<"·', 
. \· 
'!' 
w(y) 
lvs == J ZJn dx 
0 
(2) 
Next, this equation is integrated over the channel to obtain the total drain 
current. To do this, the current is _assumed to be constant, i.e., 
generation/recombination is negligible. Note that the left hand side is integrated 
from O to L, and the right hand side is integrated from O to VD. 
Z VD w(y) 
lvs = q-f dV J µn(x,V)N(x)dx 
L o o 
(3) 
The complete derivation is beyond the scope of this th~sis. However, the 
result leads to three regions of MOSFET operation which i~ the first order CSIM 
model: 
Cutoff Region [Vas~ Vr]: 
lvs = o. 
Triode Region [Vas > Vr and O < Vvs < VsAr]: 
Vvs 
Ins = /3o Vas - Vr - 2 Vvs (1 + A Vvs) 
Saturation Region [ V GS > VT and V vs ~ VsAT]: 
/3o 2 ) Ins = 2 (Vas - Vr) (1 + A Vvs 
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(5) 
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The threshold voltage, V r, is defined by: 
(7) 
and the saturation voltage, VsAT, is defined by: 
VsAT = Vas - Vr. (8) 
Note that the subthreshold region of operation is not included in the CSTh1 
model. Instead, the device is considered to be in a "cutoff" mode. In this model, 
then, the drain current is a function of three voltages: Vas, V DS, and V BS, and 
five model parameters: 
/30, the tr_ansconductance parameter 
K 1, the body-effect parameter 
</> 8 ~ the surf ace potential 
V TO, the zero-bias threshold voltage 
A, the channel-length mod~1lation parameter. 
These five parameters are in turn related to IC processing parameters by the 
following equations. 
(9) 
(10) 
Cox 
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where 
kT NsuB 
<Pa == 2</> F == 2 In q n.-
1 A== -
L 
µ 8 = surface mobility 
1/2 
K 0 f. 0 r Cox = = oxide capacitance 
Tox 
K 0 = dielectric constant of the oxide 
f O = permittivity in vacuum 
T ox = oxide thickness 
K 8 = dielectric constant of silicon 
NsuB = substrate doping 
VFB = flat-band voltage. 
{11) 
(12) 
(13) 
In the first order CSIM model used here, µ 8 reflects the "average" value of 
surface mobility over the range of operation. In the complete CSIM model, there 
is an additional term that accounts for the mobility reduction due to surface 
scattering. This is a key item in modeling SC devices but is not important when 
';) 
applying this model to the DM BC device . 
.. 
' 
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B. BC Model 
31 
where 
A cross section of a BC MOSFET with appropriate labels is shown in Fig. 
Figure 31. Cross Section of BC MOSFET 
Xm = surface depletion width 
x9 = upper edge of bulk depletion region measured from the Si surface 
xd = lower edge of bulk depletion region. 
( 
To obtain an analytical expression for the drain current, it is necessary to make 
several approximations. In addition to those made for the CSIM model, which 
.,. 
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are also valid here, the analysis is done only for the depletion-mode of operation . 
Also, the impurity densities are approximated by a step junction profile and the 
carrier mobility in the channel is assumed to be constant. 
The same approach used for the CSIM model is followed here, except that 
the limits of integration used in equations (2) and (3) are different. The channel 
region for the BC model extends from Xm to Xg rather than from O to w(y ). 
Also the terms µ n ( x, V) and N( x) are assumed to be constant and can be taken 
out of the integral. The resu-Iting expression is: 
(14) 
Assuming an abrupt profile, p-n junction theory is used to evaluate the terms Xg 
and Xm. Integration is then straightforward. 
The results obtained for the BC model are valid for the depletion-mode 
range of operation and only in the triode or linear region where the drain voltage 
is less than the saturation voltage. The current in this mo~el is a function of 
three voltages: Vas, VDs, and V88 , and five parameters: A, /30 1, </>n, and I 
Vp. 
(15) 
where \ 
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The parameters are defined by the following expressions. 
where 
J2qK8 toND A=----
Ceff 
,= 
1/2 
Xj = the junction depth of the ion-implanted channel 
µ0 = bulk mobility in the channel 
ND = channel doping 
NA = substrate doping 
(16) 
{17) 
(18) 
(19) 
(20) 
(21) 
(22) 
i 
The other terms have been defined previously for the CSIM model and have the 
-~ 
same meaning here. It should be noted that the parameter Vp is not the same 
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as the pinch-off voltage, Vp0 , defined on page 10 and that the parameter ~ is 
not the same as the parameter A in the CSIM model. Here, A is equivalent to 
the CSIM parameter K 1, the body effect parameter, although the definition is 
somewhat different. Also, Ceff is an effective capacitance consisting of the oxide 
capacitance and the depletion capacitance of the channel region in series. 
46 
IV. EXPERIMENTAL RESULTS 
A. Device Simulation 
Profiles for a BC MOSFET, as obtained from B1CEPs14l, a two-
dimensional process simulation program used at AT&T Bell Labs, were shown 
previously in Figs. 7-9. This profile was altered as shown in Fig. 32 to obtain a 
step profile, thereby :satisfying one of the assumptions of the BC model. 
Numerical integration of the actual profile, using the trapezoid rule, was used to 
obtain ND and NA such that 
and 
X11 
NDxi 1 = J ND(x )dx 
0 
ZJ2 
NA(xj2-xi1) = J NA(x)dx 
Z11 
{23) 
(24) 
The junction depths Xjl and xi2 are indicated on Fig. 32 and the resulting values 
obtained were ND = l.2xl017 / cm3 and NA = 9.7x1015 / cm 3. This method is 
preferred over an analytical method where N(x) is estimated with a gaussian 
function. As can be observed in Fig. 32, the actual profile is not truly gaussian 
due to the thermal steps in the process that follow the ion implantation. 
This step profile was used as input to MEDUSA, a two-dimensional device 
simulator, to obtain the device ·characteristics for a 50µm x 50µm n-channel 
device. These characteristics are calculated by solving the Poisson and 
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continuity equations in two dimensions, and are used to verify the model after 
parameters have been extracted. 
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B. Parameter Extraction 
1. CSTh1 
All parameters for the CSIM model are obtained by using M0SPAC
[2I, a 
software package for parameter extraction. Input to MOSPAC 
is a set of 
"threshold voltages" at various values of VBs, and a set of drain character
istics 
(IDs vs. VDs) at various gat~ voltages. The "threshold voltages" are obtained 
from the extrapolated intercept of the IDs vs. Vas curves. The algorith
m in 
MOSP AC is based on a non-linear least squares fit to these data. The 
resulting 
set of parameters extracted for the 50µm x 50µm device are shown
 in Table 1, 
along with the expected values. These expected values are calculat
ed from the 
known inputs to MEDUSA using equations (9)-(13). 
. 
Extracted Expected 
Parameter Value Value Unit 
f3o 4.969xl0- 5 l.48xl0-
4 amp /volt2 
K1 1.453 0.2876 · volt~ 
<Ps 0.8651 0. 7127 
volt 
Vro -6.103 0.36 volt 
).. 0.0 0.0 volt-
1 
·. 
µ8 251.8 750.0 cm
2/volt·sec 
NsuB 2.48xl0
17 9. 7x1015 cm- 3 
TABLE 1. CSIM Parameters 
Electron mobility is a function of impurity concentration and since the
 simulated 
device has a constant value of Nv = l.2xl0
17 / cm3 in the channel, the mobility 
in the channel can be obtained from a plot of mobility vs. 
impurity 
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concen tra.tion [33], as shown in Fig. 33. The IC processing para.meters, µ 8 and 
NsuB, calculated from the model para.meters /30 and K 1 using equations (9)-(10) 
a.re also shown in Table 1. Alternatively, NsuB can be calculated from model 
para.meter </>
8 
using equation (11), whjch results in a value of l.85xl017 / cm 3. 
This value is inconsistent with the value shown in Table 1. 
MOSP AC results indicate an rms error of 5.4% in the fit to the drain 
characteristics for this device. This indicates that even though the para.meter 
values are not close to the expected values, it is possible to match the device 
characteristics with the CSIM equations. It should be recalled that that only the 
first order CSIM model is used here. Several additional parameters can be 
... 
extracted for the full CSIM model to improve the fit and to account for other 
effects, eg. short channel. 
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Figure 33. Electron Mobility vs. Impurity Concentration in n-Type Si 
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2. BC Model 
.. 
An analytical approach is used to extract parameters for the BC model, by 
formulating expressions for the conductances. With this technique, all the 
parameters can be obtained from three plots[3l. 
First, an expression for the transconductance with respect to the gate 
voltage, YmG, is obtained in the depletion mode at small Vns. Using equations 
.,, 
(15)-(16), it can be shown that 
gmG = ---= 
8V05 2JVas+ Vp 
(25) 
or 
' 
gmG -2 = 4 (V + V ) (fio'A VDs )2 GS p 
(26) 
Next, a plot of YmG - 2 vs. VGs is made as shown in Fig. 34. When gmG -
2 
= 0 
in equation (26), V GS = - Vp as indicated. Also, the slope is a function of Nn; 
{30 is a function of µ0 which is a function of ND as sh.own in Fig. 34, and A is a 
function of ND from equation {17). 
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No 
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Figure 34. Extraction of ND and Vp 
Next; an expression for the transconductance with respect to the backgate 
voltage, gmB, is obtained in the d.epletion mode a-t small Vvs. Using equations 
(15)-( 16): 
-/3o'A,VDs 
gmB = -- = -----
8 VBs 2JVBs + <PB 
(27) 
or 
(28) 
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A plot of gm8 - 2 vs. Vss is made as shown in Fig. 35. When gmB -
2 
== 0 in 
equation {28), VBs = -4> B as indicated. In this case, the slope is a function of 
NAND 
- - , due to the dependence on both , and A. Since ND has been 
NA+ ND 
determined from the previous graph, it is straightforward, then, to solve for NA. 
g,..-2 
(02 X 1011) 
3.0 
2.0 
1.0 
_ .... ~-1--...L-..L--4--..l.--1.-_..l.-~-....L-~-:----'-~-=--~ 
.8 1.2 1.6 
.4 
-.8 -.4 0 Vas 
Figure 35. Extraction of NA and </>n 
The junction depth of the implanted· region, Xj, can be obtained by 
calculating the drain conductance, gn0, under the condition of surface 
54 
inversionl311. When the surface becomes inverted, Xm reaches its maximum 
value and equation (14) can be reevaluated. The following result is obtained: 
1/2 
(29) 
Finally, x; can be calculated from the y-intercept of the plot gDO vs. 
JVBs + Vvs + <PB, as shown in Fig. 36. 
IDO (0-1 X 10-s) 
40 
30 
20 
• 
10 
0 .__ ____ ... ~ ___ ___. ____ _.... ..... ___ __.. _ ___. 
0 .5 1.0 1.5 2.0 
J1 Vas I +Vos+ ct>a 
Figure 36.· Extraction of Xj 
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Equations (17)-(22) are used to calculate the set of model parameters for-
the 50µm x 50µm device. The extracted and expected values of model 
parameters, as well as the IC processing parameters, ND, NA, µ0 and x;, 
obtained from Figs. 34-36, are given in Table 2. 
Extracted Expected 
Parameter Value Value Unit 
A 6.16 6.29 volt~ 
/Jo 2.6xl0- 5 2.4xl0- 5 amp /volt
2 
1 0.298 0.273 -
<PB 0.78 0.778 volt 
Vp 0.28 0.42 volt 
- l.3xl017 1.2xl017 cm- 3 &; 
NA 1.27x1016 9.7x10
15 cm- 3 
- 750.0 cm2 /volt·sec µo 750.0 
2.59xl0- 5 2.75xl0- 5 X· cm 
'J 
TABLE 2. BC Model Parameters 
Very good agreement between the extracted and expected parameter 
values is observed. This implies that the BC model is more physically based 
than CSIM when applied' to the BC DM device. In addition, an rrns error of 
4.2% is obtained in the fit to the device 1-V characteristics obtained from 
:MEDUSA when the extracted values are used in the model equations. 
' '.)-•' " 
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C. Comparison of 1-V Characteristics 
The calculated drain characteristics for each model along with those 
,, 
predicted by MEDUSA are compared in the triode region of operation, since this 
is the only region in which the BC model can be applied [3]_ A simple program 
was written to calculate the current for each model over a supplied voltage range 
and for a given set of model parameters. Figs. 37 and 38 show these results at 
two different backgate biases, VBs = 0, and VBs = -5, respectively. The 
marked points are data as simulated with MEDUSA, while the solid curves are 
calculated from the model parameters for the indicated models. At V BS = 0, 
both models fit the data well, with an rms error of 5.4% for CSIM and 4.2% for 
the BC model. Four values of gate voltage are plotted: 
V GS = -0.1, -0.5, -1.0, and -1.5. However, at VBs = -5, the CSIM 
model greatly underpredicts the current. In Fig. 38, only the extremes in gate 
voltage are plotted: V GS = -0.1 and -1.5. The rms error for CSIM is about 
22% while only 4.9% for the BC model. It should be noted that parameter 
extraction for both models was done at V BS = 0 and therefore optimized for 
that value. Since the BC model is more physically based for the BC device, a 
'-
change in backgate voltage is accounted for correctly by the model equation. 
The parameters for the CSIM model are obtained by curve fitting and tend to 
lose their physical significance. It may be possible to get a better fit at 
V BS = - 5 if the parameters were extracted for that data. 
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V. CONCLUSION 
From the results of the last section, it has been shown that both models 
•. 
fit the device characteristics within reasonable accuracy over the range of 
operation where the models can be applied and in the range of substrate bias 
that was used to determine the parameters. Furthermore, the buried-channel 
model also correctly predicts the device behavior as a function of substrate bias. 
In addition, the parameters that can be related- to IC process parameters, such as 
doping concentration and mobility, correspond much more closely to the values 
given to the device simulator in the case of the buried-channel model. This 
suggests that there may be merit in pursuing the development of a complete 
model for the buried-channel device. It also suggests that caution should be used 
when characterizing depletion-mode buried-channel devices with a surf ~ce type 
model. Although a reasonable fit can be obtained, the parameters lose their 
physical significance and are merely coefficients in the modeling equation. 
Finally, some suggestions for future work are offered. The buried-channel 
model examined here, applies only in the triode region for a buried-channel 
depletion-mode MOSFET. As cited previously, some work has been done in 
extending the modeling to include other regions of operation. In addition, only 
large geometry devices have been considered. Some work has already been 
done[34], [35] to include small geometry effects. Little work, however, has been 
done in characterizing the "sub-pinch-off" region, which can be important for low 
voltage cir~uits and for the calculation of holding times in memory circuits. 
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